## Logical Methods

 in
## Automated Hardware and Software Verification

Education:

| Sept. | Doctor of Philosophy <br> 2010 <br> University of Oxford |
| :--- | :--- |
| 2003 | Diplom-Ingenieur <br> TU Graz (Telematik) |
|  |  |
| Research positions: (before TU Wien) |  |
| 2010 to | Princeton University |
| 2012 | Postdoctoral Research Associate |
| 2005 to | ETH Zürich |
| 2010 | Research Assistant |
| 2003 \& | Microsoft Research |
| 2008 | Summer Intern |
| 2004 to | Austrian Institute of Technology |
| 2005 | Software Engineer |

Diplom-Ingenieur
TU Graz (Telematik)
Research positions: (before TU Wien)


EH H

Microsoft ${ }^{\text {* }}$
Research

## Teaching Experience (before TU Wien)

2011 Lecturer, Princeton University

■ Automated Verification \& Software Model Checking

2005 to Teaching Assistant, ETHZ 2010

■ Digitaltechnik

- Formal Verification


Digitaltechnik

## Teaching Experience 䍜 ! for(syte



## Teaching Experience 䍜 ! for(syte



### 184.741 Programm- und Systemverifikation

(comments from 2013-2015; 90 bachelor students)


| sehr gute Folien und toller <br> Vortragsstil (besonders Georg |
| :--- | :--- |
| Weißenbacher) |
| die netten und kompetenten |
| Vorträge der Vortragenden |
| Georg Weissenbacher und Josef |
| Widder; der makellose englische |
| Akzent des Vortragenden Georg |
| Weissenbacher (wahrlich eine |
| Wohltat für die Ohren) |

... war die Lehrveranstaltung, ihre Organisation betreffend, wirklich vorbildhaft. Vor allem die Erreichbarkeit des Lehrveranstaltungsteams (TISSForum) war überdurchschnittlich gut.

## Funding \& Projects



## Academic Service

## Event organization:



Informatiktag'15


FMCAD Student
Forum '15


SAT/SMT Summer
School '14

LOVE'16
spring school


Interpolation
Workshop '13-15

## PC membership:

■ Conference co-chair: FMCAD '17 (TU Wien), CAV '18
■ Conference PC: CAV '13-'15; ICCAD '15-'16; FMCAD '13-'15;
■ Workshop PC: DUHDe '15; CREST '15; SMT '14; SV-COMP '12, ...

## What happened since I arrived at TU Wien...

## Toyota Prius



(New York Times, Feb. 12, 2014)

Toyota Motor is recalling all of the 1.9 million newest-generation Prius vehicles it has sold worldwide because of a programming error ...

## What happened since I arrived at TU Wien...



## Toyota Prius

(New York Times, Feb. 12, 2014)
Toyota Motor is recalling all of the 1.9 million newest-generation Prius vehicles it has sold worldwide because of a programming error ...

## Heathrow Airport

(The Guardian, December 2014)
An unprecedented systems failure was responsible for the air traffic control chaos [...] "In this instance a transition between the two states caused a failure in the system which has not been seen before," ...

# Heathrow 

Making every journey better

## Lufthansa Airbus A321

(Spiegel, March 20, 2015)
Beinahe wäre ein Airbus A321 der Lufthansa mit 109 Passagieren auf dem Flug von Bilbao nach München abgestürzt - irregeleitete Bordcomputer hatten die Kontrolle übernommen.


## Lufthansa Airbus A321

(Spiegel, March 20, 2015)
Beinahe wäre ein Airbus A321 der Lufthansa mit 109 Passagieren auf dem Flug von Bilbao nach München abgestürzt - irregeleitete Bordcomputer hatten die Kontrolle übernommen.

## Boeing 787 Dreamliner

(The Guardian, May 2015)
The US air safety authority has issued a warning and maintenance order over a software bug that causes a complete electric shutdown of Boeing's 787 ...

## Heartbleed Bug

(CNN, April 9, 2014)
A major online security vulnerability dubbed "Heartbleed" could put your personal information at risk, including passwords, credit card information and e-mails.

## Heartbleed Bug

(CNN, April 9, 2014)
A major online security vulnerability dubbed "Heartbleed" could put your personal information at risk, including passwords, credit card information and e-mails.

Resolved

## Heartbleed Bug

(CNN, April 9, 2014)
A major online security vulnerability dubbed "Heartbleed" could put your personal information at risk, including passwords, credit card information and e-mails.

ReSolved in 184.741 (P\&SV)

## Rowhammer Bug

(InfoWorld, March 9, 2015)
... with certain varieties of DRAM an attacker can create privilege escalations by simply repeatedly accessing a given row of memory.



Software and integrated circuits are everywhere


Software and integrated circuits are everywhere


## Huge Effort Spent on V\&V



Software verification
50\% of development time
[Myers 1979-2012]

Hardware validation
$35 \%$ of development time
[Abramovici 2006]

Establishing correctness

Establishing correctness


Finding bugs

Establishing correctness


Finding bugs


Locating faults


## Establishing correctness



Finding bugs


Locating faults
Automated Verification


Scalable Software Model Checking [CAV'14]


Efficient Detection of "Deep" Bugs
[FMSD'15] (CAV'13), [FM'15]

## My Habilitation



Logical foundations
[JAR'16] (single auth. SAT'12)


State-of-the-Art
[Proc. IEEE'15]

## Model Checking 101



(transitions)

T


$$
\left\langle p c \mapsto 2, x \mapsto s_{1}^{T} s^{\prime}\right.
$$



$$
\langle p c \mapsto 2, x \mapsto 1\rangle \quad\langle p c \mapsto 3, x \mapsto 2\rangle
$$

( $T$ : operational semantics of program or circuit)

( $T$ : operational semantics of program or circuit) The Model Checking problem:


( $T$ : operational semantics of program or circuit) The Model Checking problem:


( $T$ : operational semantics of program or circuit) The Model Checking problem:


( $T$ : operational semantics of program or circuit) The Model Checking problem:


( $T$ : operational semantics of program or circuit) The Model Checking problem:


( $T$ : operational semantics of program or circuit) The Model Checking problem:



State Space Explosion

## Why explore states one by one?



## Why explore states one by one?



## Why explore states one by one?



$$
S^{\prime}=T(S) \stackrel{\text { def }}{=}\left\{s^{\prime} \mid T\left(s, s^{\prime}\right) \wedge s \in S\right\}
$$



How do we efficiently represent sets of states?

## Logical Formulas!

V<br>program variables, registers, latches, signals, ...

How do we efficiently represent sets of states?

## Logical Formulas!

$F(\underbrace{V})$<br>program variables, registers, latches, signals, ...

How do we efficiently represent sets of states?

## Logical Formulas!

$(x>0)$ represents $\{s \mid s(x)>0\}$

## And what about transitions?

## Binary Relations!

$T(V, \underbrace{V^{\prime}})$
target states

And what about transitions?

## Binary Relations!

$$
\left(x^{\prime}=x+1\right) \quad \text { represents } \quad\left\{\left\langle s, s^{\prime}\right\rangle \mid s^{\prime}(x)=s(x)+1\right\}
$$

## And what about transitions?

## Binary Relations!

$$
\underbrace{\left(x^{\prime}=x+1\right)}_{x++} \text { represents }\left\{\left\langle s, s^{\prime}\right\rangle \mid s^{\prime}(x)=s(x)+1\right\}
$$



R

$R^{\prime}\left(V^{\prime}\right) \stackrel{\text { def }}{=} \exists V . R(V) \wedge T\left(V, V^{\prime}\right)$


| $R^{\prime}\left(V^{\prime}\right)$ | $\stackrel{\text { def }}{=}$ | $\exists V$. | $R(V) \wedge$ |
| :--- | :--- | :--- | :--- |
| $R(V)$ | $\stackrel{\text { def }}{=}$ | $\exists V^{\prime}$. |  |



## (transition relation)


(transition relation)

(transition relation)
$\underbrace{T\left(\langle p c, x\rangle,\left\langle p c^{\prime}, x^{\prime}\right\rangle\right)}_{T\left(\begin{array}{cc}\hline 1: & \text { if }(x>0) \\ 2: & x=x-1 ; \\ 3: & \text { else } \\ 4: & x=x+1 ; \\ 5: & \text { assert } \quad(x \geq 0) ;\end{array}\right.}$


$$
\begin{aligned}
& \text { 1: if }(x>0) \\
& 2: \quad \mathrm{x}=\mathrm{x}-1 ; \\
& 3: \quad \text { else } \\
& \text { 4: } \quad \mathrm{x}=\mathrm{x}+1 ; \\
& \text { 5: assert }(\mathrm{x} \geq 0) ; \\
& \hline \hline T\left(\langle p c, x\rangle,\left\langle p c^{\prime}, x^{\prime}\right\rangle\right) \stackrel{\text { def }}{=}
\end{aligned}
$$

$\bigwedge\left((p c=1) \wedge(x>0) \Rightarrow\left(p c^{\prime}=2\right) \wedge\left(x^{\prime}=x\right)\right.$

$$
\begin{aligned}
& \text { 1: if }(x>0) \\
& 2: \quad x=x-1 ; \\
& 3: \quad \text { else } \\
& \text { 4: } \quad \mathrm{x}=\mathrm{x}+1 ; \\
& \text { 5: assert }(\mathrm{x} \geq 0) ; \\
& \hline
\end{aligned}
$$

$$
\bigwedge\left(\begin{array}{llll}
(p c=1) & \wedge(x>0) & \Rightarrow\left(p c^{\prime}=2\right) & \wedge\left(x^{\prime}=x\right) \\
(p c=1) & \wedge \neg(x>0) & \Rightarrow\left(p c^{\prime}=4\right) & \wedge\left(x^{\prime}=x\right)
\end{array}\right.
$$

$$
\begin{aligned}
& \text { 1: if }(x>0) \\
& 2: \quad x=x-1 ; \\
& 3: \quad \text { else } \\
& \text { 4: } \quad x=x+1 ; \\
& 5: \quad \text { assert } \quad(x \geq 0) ; \\
& \hline T\left(\langle p c, x\rangle,\left\langle p c^{\prime}, x^{\prime}\right\rangle\right) \stackrel{\text { def }}{=}
\end{aligned}
$$

$$
\wedge\left(\begin{array}{lllll}
(p c=1) & \wedge(x>0) & \Rightarrow & \left(p c^{\prime}=2\right) & \wedge \\
(p c=1) & \wedge & \left.x^{\prime}=x\right) \\
(p c=2) & & \neg(x>0) & \Rightarrow & \left(p c^{\prime}=4\right) \\
& & \wedge\left(x^{\prime}=x\right) \\
& & \left(p c^{\prime}=5\right) & \wedge & \left(x^{\prime}=x-1\right)
\end{array}\right)
$$

$$
\begin{aligned}
& \text { 1: if }(x>0) \\
& 2: \quad x=x-1 ; \\
& 3: \quad \text { else } \\
& \text { 4: } \quad x=x+1 ; \\
& \text { 5: assert }(x \geq 0) ; \\
& \hline T\left(\langle p c, x\rangle,\left\langle p c^{\prime}, x^{\prime}\right\rangle\right) \stackrel{\text { def }}{=}
\end{aligned}
$$

$$
\wedge\left(\begin{array}{lllll}
(p c=1) & \wedge(x>0) & \Rightarrow & \left(p c^{\prime}=2\right) & \wedge \\
(p c=1) & \wedge & \left.x^{\prime}=x\right) \\
(p c=2) & & \neg(x>0) & \Rightarrow & \left(p c^{\prime}=4\right) \\
\wedge & \left(x^{\prime}=x\right) \\
(p c=4) & & \Rightarrow & \left(p c^{\prime}=5\right) & \wedge \\
\left(x^{\prime}=x-1\right) \\
( & \Rightarrow & \left(p c^{\prime}=5\right) & \wedge & \left(x^{\prime}=x+1\right)
\end{array}\right)
$$

```
1: if (x>0)
2: }\textrm{x}=\textrm{x}-1\mathrm{ ;
3: else
                                x = x + 1;
5: assert ( }x\geq0)\mathrm{ ;
T(\langlepc,x\rangle,\langlep\mp@subsup{c}{}{\prime},\mp@subsup{x}{}{\prime}\rangle)}\stackrel{\mathrm{ def }}{=
```

$\wedge\left(\begin{array}{lllll}(p c=1) & \wedge & (x>0) & \Rightarrow & \left(p c^{\prime}=2\right) \\ \wedge & \wedge & \left(x^{\prime}=x\right) \\ (p c=1) & \wedge & \neg(x>0) & \Rightarrow & \left(p c^{\prime}=4\right) \\ \wedge & \left(x^{\prime}=x\right) \\ (p c=2) & & \Rightarrow & \left(p c^{\prime}=5\right) & \wedge \\ (p c=4) & & \Rightarrow & \left(p c^{\prime}=5\right) & \wedge \\ \left(x^{\prime}=x-1\right) \\ & & & \end{array}\right)$

$$
\begin{array}{ll}
P(V) & \stackrel{\text { def }}{=}(p c=5) \Rightarrow(x \geq 0) \\
I(V) & \stackrel{\text { def }}{=}(p c=1)
\end{array}
$$



国
Tix]


$$
I\left(V_{0}\right) \wedge\left(\bigwedge_{i=1}^{k} T\left(V_{i-1}, V_{i}\right)\right) \wedge \neg P\left(V_{k}\right)
$$

"Can property $P$ be violated in $k$ steps?" (here, property $=$ assertion over variables)

Tild



$$
T^{\langle 4\rangle}
$$



$$
T^{\langle n\rangle}
$$

$$
\mathrm{i}^{\prime}=\mathrm{i}+1
$$

$$
i^{\prime}=i+n
$$

$\exists n \in \mathbb{N} . \mathrm{i}^{\prime}=\mathrm{i}+n$
$\exists n \in \mathbb{N} . i^{\prime}=i+n$


$$
\exists n \in \mathbb{N} . i^{\prime}=i+n
$$



- $T^{\langle n\rangle}$ is accelerated version of $T$ :


■ computable if $T^{\langle n\rangle}$ is Presburger-definable (for instance)

- but not computable in general



$$
R_{\leq k}=\bigcup_{i=0}^{k} R_{i} \quad\left(\text { with } R_{0} \stackrel{\text { def }}{=} I\right)
$$



$$
R_{\leq k}=\bigcup_{i=0}^{k} R_{i} \quad\left(\text { with } R_{0} \stackrel{\text { def }}{=} I\right)
$$

■ "Fixed point" if $T$ cannot escape $R_{\leq k}$


System is safe if:


System is safe if:

- $R_{\leq k}$ contains $/$


System is safe if:

- $R_{\leq k}$ contains I
- $T$ cannot leave $R_{\leq k}$


System is safe if:

- $R_{\leq k}$ contains /
- $T$ cannot leave $R_{\leq k}$
- $R_{\leq k}$ does not overlap with $\neg P$


System is safe if:

- $R_{\leq k}$ contains $/$
- $T$ cannot leave $R_{\leq k}$
- $R_{\leq k}$ does not overlap with $\neg P$
$R_{\leq k}$ challenging to find for concrete industrial-size systems




- -- -- -- - | abstract |
| :---: |
| concrete |




-     -         -             - -- -- | abstract |
| :---: |
| concrete |




abstract
less abstract





## Counterexample-guided Abstraction Refinement (CEGAR)



## Model Checking in Practice


(like linear programming, but for first-order/propositional logic)

## Satisfiability Solvers



■ Satisfiability of First-Order/Propositional Logic

- Solve large instances with hundreds of thousands of variables
- Cornerstone of modern-day formal verification


## Automated Verification in Industry

Software

Microsoft ${ }^{*}$
Research
SLAM SAGE

## facebook

Google
cādence

## What we want to verify:



## What we want to verify:



What we can verify:


## What we want to verify:



What we can verify:


My research: Push the Boundary


Scalable Software Model Checking [CAV'14]


Efficient Detection of "Deep" Bugs
[FMSD'15] (CAV'13), [FM'15]

## My Habilitation



Logical foundations
[JAR'16] (single auth. SAT'12)


State-of-the-Art
[Proc. IEEE'15]


Schlaipfer, Weissenbacher: Labelled Interpolation Systems for HyperResolution, Clausal, and Local Proofs. Journal of Automated Reasoning '16


State-of-the-Art

Vizel, Weissenbacher, Malik:
Boolean Satisfiability Solvers and Their Applications in Model Checking. Proceedings of the IEEE '15

## Interpolation-based Hardware Model Checking [Proc. IEEE'15]



■ Exact reachability retards convergence

## Interpolation-based Hardware Model Checking [Proc. IEEE'15]



- Exact reachability retards convergence

■ Over-approximate $R_{i}$ instead?

## Craig's Interpolation Theorem



## Craig's Interpolation Theorem


$C$ "simpler" than $A$

## Craig's Interpolation Theorem


$C$ "simpler" than $A$

$$
\text { if }\left(A\left(V, V^{\prime}\right) \wedge B\left(V^{\prime}, V^{\prime \prime}\right) \models \perp\right)
$$

$$
\begin{gathered}
\Downarrow \\
\exists C\left(V^{\prime}\right) \\
\text { s.t. } \\
A\left(V, V^{\prime}\right) \models C\left(V^{\prime}\right) \\
B\left(V^{\prime}, V^{\prime \prime}\right) \models \neg C\left(V^{\prime}\right)
\end{gathered}
$$

## Interpolation-based Hardware Model Checking [Proc. IEEE'15]



## Interpolation-based Hardware Model Checking [Proc. IEEE'15]



$$
I(V) \wedge T\left(V, V^{\prime}\right) \quad \neg P\left(V^{\prime}\right)
$$

## Interpolation-based Hardware Model Checking [Proc. IEEE'15]



$$
I(V) \wedge T\left(V, V^{\prime}\right) \quad \neg P\left(V^{\prime}\right)
$$



## Interpolation-based Hardware Model Checking [Proc. IEEE'15]



$$
I(V) \wedge T\left(V, V^{\prime}\right) \quad \neg P\left(V^{\prime}\right)
$$



## Interpolation-based Hardware Model Checking [Proc. IEEE'15]



## Generalized Interpolation [Journal of Automated Reasoning'16]

■ Interpolants from Propositional/First-Order Refutation Proofs


## Generalized Interpolation [Journal of Automated Reasoning'16]

■ Interpolants from Propositional/First-Order Refutation Proofs


■ Systematic variation of logical strength and structure


## Generalized Interpolation [Journal of Automated Reasoning'16]

■ Interpolants from Propositional/First-Order Refutation Proofs


■ Systematic variation of logical strength and structure


## Generalized Interpolation [Journal of Automated Reasoning'16]

■ Interpolants from Propositional/First-Order Refutation Proofs


■ Systematic variation of logical strength and structure


## Generalized Interpolation [Journal of Automated Reasoning'16]

■ Interpolants from Propositional/First-Order Refutation Proofs


■ Systematic variation of logical strength and structure


## Generalized Interpolation [Journal of Automated Reasoning'16]

■ Interpolants from Propositional/First-Order Refutation Proofs


■ Systematic variation of logical strength and structure


■ Most general (propositional) interpolation algorithm to date


## Scalable Software Model Checking

Birgmeier, Bradley, Weissenbacher:
Counterexample to Induction-Guided Abstraction-Refinement (CTIGAR).
Conference on Computer Aided Verification (CAV), 2014

- Based on IC3, the leading hardware model checking algorithm
- state space in software is much larger or $\infty$
- therefore, we need abstraction


## Abstraction/Refinement for IC3 [Computer Aided Verification'14]



■ IC3 refines approximations by eliminating unreachable states

## Abstraction/Refinement for IC3 [Computer Aided Verification'14]



■ IC3 refines approximations by eliminating unreachable states

- in software, concrete-state refinement strategy not efficient


## Abstraction/Refinement for IC3 [Computer Aided Verification'14]



## Abstraction/Refinement for IC3 [Computer Aided Verification'14]



## Abstraction/Refinement for IC3 [Computer Aided Verification'14]



■ Abstraction may introduce new predecessor

- thwarts proof that bad state is unreachable


## Abstraction/Refinement for IC3 [Computer Aided Verification'14]



- Abstraction may introduce new predecessor
- thwarts proof that bad state is unreachable

■ CEGAR refinement requires full counterexample trace
■ in IC3, only single step available!

## Abstraction/Refinement for IC3 [Computer Aided Verification'14]



- Abstraction may introduce new predecessor
- thwarts proof that bad state is unreachable

■ CEGAR refinement requires full counterexample trace
■ in IC3, only single step available!
■ Our approach combines CEGAR and IC3

- single-step refinement based on interpolation


## Abstraction/Refinement for IC3 [Computer Aided Verification'14]



■ Abstraction may introduce new predecessor

- thwarts proof that bad state is unreachable

■ CEGAR refinement requires full counterexample trace
■ in IC3, only single step available!

- Our approach combines CEGAR and IC3
- single-step refinement based on interpolation


## Abstraction/Refinement for IC3 [Computer Aided Verification'14]

■ Our prototype tool successfully verifies more programs than winner of the 2014 Software Verification Competition
■ New implementation for parallel software competed in

## Software Verification Competition '16

- $4^{\text {th }}$ in parallel software category
- first 3 tools do bug-finding exclusively


$$
\begin{aligned}
& \text { Efficient Detection } \\
& \text { of "Deep" Bugs }
\end{aligned}
$$

Daniel Kroening, Matt Lewis, Georg Weissenbacher:
Under-approximating Loops in C Programs for Fast Counterexample Detection. Journal for Formal Methods in Systems Design '15

Daniel Kroening, Matt Lewis, Georg Weissenbacher:
Proving Safety with Trace Automata and Bounded Model Checking.
Conference on Formal Methods '15

memset(buf, 0, len);

void* memset (void *buf, int c, size_t len) \{ for (size_t i=0; i<len; i++)

$$
((\operatorname{char} *) \text { buf })[i]=c ;
$$

return buf;
\}

void* memset (void *buf, int c, size_t len) \{ for (size_t i=0; i<len; i++)

$$
((\operatorname{char} *) \text { buf })[i]=c ;
$$

return buf;
\}

■ size_t i: $0 \leq \mathrm{i} \leq$ INT_MAX
■ but "standard" acceleration assumes i $\in \mathbb{N}$ !

■ size_t i: $0 \leq i \leq$ INT_MAX
■ but "standard" acceleration assumes $i \in \mathbb{N}$ !

$$
\mathrm{i}=\mathrm{i}+n \text { for } n>(\text { INT_MAX }-\mathrm{i}):
$$


(arithmetic overflow)

■ size_t i: $0 \leq i \leq$ INT_MAX
■ but "standard" acceleration assumes $i \in \mathbb{N}$ !

$$
\mathrm{i}=\mathrm{i}+n \text { for } n>(\text { INT MAX }-\mathrm{i}):
$$


(arithmetic overflow)

■ Off-the-shelf acceleration can

- miss bugs
- result in false positives

■ Off-the-shelf acceleration does not support arrays

■ Off-the-shelf acceleration does not support arrays
■ but content of buf matters in memset (buf, 0 , len):


## Acceleration for Bit-vectors \& Arrays [FMSD'15]

■ We support bit-vectors

$$
\exists n \leq(\text { INT_MAX }-\mathrm{i}) \cdot \mathrm{i}^{\prime}=\mathrm{i}+n
$$

- as well as arrays

$$
\binom{\forall j \leq n \cdot \operatorname{buf}^{\prime}[i+j]=c \quad \wedge}{\forall j>n \cdot \operatorname{buf}^{\prime}[i+j]=\operatorname{buf}[i+j]}
$$

## Acceleration for Bit-vectors \& Arrays [FMSD'15]

■ We support bit-vectors

$$
\exists n \leq(\text { INT_MAX }-\mathrm{i}) \cdot \mathrm{i}^{\prime}=\mathrm{i}+n
$$

- as well as arrays

$$
\binom{\forall j \leq n \cdot \text { buf }^{\prime}[i+j]=c \wedge}{\forall j>n \cdot \operatorname{buf}^{\prime}[i+j]=\operatorname{buf}[i+j]}
$$

■ Detection of deep bugs (e.g., buffer-overflows) in C programs
■ on real GNU systems programs (e.g., Aeon web-server)

- runtime does not depend on number of loop iterations



## Acceleration for Proving Correctness [FM'15]

■ BMC checks whether "no more steps" feasible
■ Clashes with acceleration; there are always additional steps:


## Acceleration for Proving Correctness [FM'15]

- BMC checks whether "no more steps" feasible

■ Clashes with acceleration; there are always additional steps:


■ we use automata to eliminate "redundant" acceleration steps


■ "Look ma, no fixpoints!"

# Hardware <br> (Integrated Circuits) 




# Fault Localization in Post-Silicon 

Zhu, Weissenbacher, Malik:
Silicon fault diagnosis using sequence interpolation with backbones. International Conference on Computer-Aided Design '14




# Verified "Golden" Hardware Model 

(transition relation $T$ )

VS.


(silicon prototype)

## Electrical Faults

## Manufacturing process can introduce



- stuck-at faults
- bridging faults
- transistor faults
-...


## Post-Silicon Fault Localization with Interpolants [ICCAD'14]


but $\bar{T}$ does not reflect electrical faults

## Post-Silicon Fault Localization with Interpolants [ICCAD'14]


but $\bar{T}$ does not reflect electrical faults


## Post-Silicon Fault Localization with Interpolants [ICCAD'14]

## Verification task:

■ Which gate in which execution cycle causes the discrepancy?

## Challenge:

■ On-chip at-speed executions can be extremely long
■ States in integrated circuit not fully observable

## Post-Silicon Fault Localization with Interpolants [ICCAD'14]

Verification task:
■ Which gate in which execution cycle causes the discrepancy?
Challenge:

- On-chip at-speed executions can be extremely long

■ States in integrated circuit not fully observable

## Solution:

■ Use interpolation to analyze windows of cycles individually


## Post-Silicon Fault Localization with Interpolants [ICCAD'14]

Verification task:
■ Which gate in which execution cycle causes the discrepancy?
Challenge:
■ On-chip at-speed executions can be extremely long
■ States in integrated circuit not fully observable

## Solution:

■ Use interpolation to analyze windows of cycles individually


## Post-Silicon Fault Localization with Interpolants [ICCAD'14]

## Verification task:

■ Which gate in which execution cycle causes the discrepancy?
Challenge:
■ On-chip at-speed executions can be extremely long
■ States in integrated circuit not fully observable

## Solution:

■ Use interpolation to analyze windows of cycles individually


## Post-Silicon Fault Localization with Interpolants [ICCAD'14]

■ Scalable fault diagnosis for post-silicon
■ Evaluated on micro-controller designs 68HC05 and 8051



Scalable Software Model Checking [CAV'14]


Efficient Detection of "Deep" Bugs [FMSD'15] (CAV'13), [FM'15]

Fault Localization in Post-Silicon [ICCAD'14]

## Thank You



Logical foundations
[JAR'16] (single auth. SAT'12)


State-of-the-Art
[Proc. IEEE'15]

